

**This Page is Inserted by IFW Indexing and Scanning  
Operations and is not part of the Official Record**

**BEST AVAILABLE IMAGES**

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images include but are not limited to the items checked:

- BLACK BORDERS**
- IMAGE CUT OFF AT TOP, BOTTOM OR SIDES**
- FADED TEXT OR DRAWING**
- BLURRED OR ILLEGIBLE TEXT OR DRAWING**
- SKEWED/SLANTED IMAGES**
- COLOR OR BLACK AND WHITE PHOTOGRAPHS**
- GRAY SCALE DOCUMENTS**
- LINES OR MARKS ON ORIGINAL DOCUMENT**
- REFERENCE(S) OR EXHIBIT(S) SUBMITTED ARE POOR QUALITY**
- OTHER:** \_\_\_\_\_

**IMAGES ARE BEST AVAILABLE COPY.**

**As rescanning these documents will not correct the image problems checked, please do not report these problems to the IFW Image Problem Mailbox.**



# UNITED STATES PATENT AND TRADEMARK OFFICE

25  
UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER FOR PATENTS  
P.O. Box 1450  
Alexandria, Virginia 22313-1450  
[www.uspto.gov](http://www.uspto.gov)

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/739,714	12/20/2000	Mohamed S. El-Hennawey	91436-283CIP	3264
22463	7590	08/23/2004	EXAMINER	
SMART AND BIGGAR				ALI, SYED J
438 UNIVERSITY AVENUE				
SUITE 1500 BOX 111				
TORONTO, ON M5G2K8				
CANADA				
				2127
				DATE MAILED: 08/23/2004

Please find below and/or attached an Office communication concerning this application or proceeding.

<b>Office Action Summary</b>	<b>Application No.</b>	<b>Applicant(s)</b>	
	09/739,714	EL-HENNAWEY ET AL.	
	Examiner Syed J Ali	Art Unit 2127	

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

#### Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133).

Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

#### Status

- 1) Responsive to communication(s) filed on 15 June 2004.
- 2a) This action is **FINAL**.                    2b) This action is non-final.
- 3) Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

#### Disposition of Claims

- 4) Claim(s) 1-14 is/are pending in the application.
- 4a) Of the above claim(s) \_\_\_\_\_ is/are withdrawn from consideration.
- 5) Claim(s) \_\_\_\_\_ is/are allowed.
- 6) Claim(s) 1-14 is/are rejected.
- 7) Claim(s) \_\_\_\_\_ is/are objected to.
- 8) Claim(s) \_\_\_\_\_ are subject to restriction and/or election requirement.

#### Application Papers

- 9) The specification is objected to by the Examiner.
- 10) The drawing(s) filed on \_\_\_\_\_ is/are: a) accepted or b) objected to by the Examiner.  
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).  
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

#### Priority under 35 U.S.C. § 119

- 12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
  - a) All    b) Some \* c) None of:
    1. Certified copies of the priority documents have been received.
    2. Certified copies of the priority documents have been received in Application No. \_\_\_\_\_.
    3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

\* See the attached detailed Office action for a list of the certified copies not received.

#### Attachment(s)

- 1) Notice of References Cited (PTO-892)
- 2) Notice of Draftsperson's Patent Drawing Review (PTO-948)
- 3) Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)  
Paper No(s)/Mail Date \_\_\_\_\_
- 4) Interview Summary (PTO-413)  
Paper No(s)/Mail Date. \_\_\_\_\_
- 5) Notice of Informal Patent Application (PTO-152)
- 6) Other: \_\_\_\_\_

**DETAILED ACTION**

1. This office action is in response to the amendment filed June 15, 2004. Claims 1-14 are presented for examination.
2. The text of those sections of Title 35, U.S. code not included in this office action can be found in a prior office action.

***Claim Rejections - 35 USC § 103***

3. **Claims 1, 4-9 are rejected under 35 U.S.C. 103(a) as being unpatentable over Leondires et al. (USPN 5,841,763) (hereinafter Leondires) in view of Crawford (USPN 4,709,344) in view of Fadavi-Ardekani et al. (USPN 6,401,176) (hereinafter Fadavi).**
4. As per claim 1, Leondires teaches the invention as claimed, including a method of processing communication channels, comprising:  
for each of a plurality of channels:

undertaking a given channel processing task for a given channel with one processor of a plurality of processors, said one processor optimized for said given channel processing task (col. 3 line 44 - col. 4 line 5).

5. Crawford teaches the invention as claimed, including the following limitations not shown by Leondires:

when said given channel processing task for said given channel changes to a new channel processing task for which said one processor is not optimized,

moving processing of said given channel to a different one of said plurality of processors, said different one of said processors being optimized for said new channel processing task (col. 7 lines 36-48).

6. Fadavi teaches the invention as claimed, including the following limitations not shown by Leondires or Crawford:

storing instance data for said given channel processing task in a memory which may be associated with any one of said plurality of processors such that said instance data is associated with said one processor (col. 4 lines 1-16); and

when said given channel processing task for said given channel changes to a new channel processing task for which said one processor is not optimized,

changing association of said stored given channel instance data to an association with said different processor (col. 4 lines 24-35).

7. It would have been obvious to one of ordinary skill in the art to combine Leondires, Crawford, and Fadavi since the system disclosed by Leondires fails to adaptively assign signals to be processed among a plurality of processors. Rather, an initial determination is made for what processor is best suited to process the signal, and that processor is assigned to process the signal. Furthermore, the memory used to store data used to process a task is local to the particular processor, further limiting the dynamic reassignment capabilities. Crawford provides the improvement of multiplexing the input signals to the processors, thereby controlling what processor processes a signal based on the type of signal, and is dynamically adjustable utilizing a post-processor. However, neither Leondires nor Crawford teaches of a global memory for storing instance data used to process a signal. Rather, each processor is configured for a

particular function, and the functionality is pre-programmed for the processor, or downloaded to the processor's specific memory. Fadavi provides a global memory that is shared by all processors in the system. This allows a great deal of flexibility in assigning tasks to a processor, as the processor itself would not require reconfiguration. Rather, the multiplexer simply needs to change the select signal such that any processor can use the shared memory for the data needed to process the signal.

8. As per claim 4, Leondires teaches the invention as claimed, including the method of claim 1 wherein said moving comprises consulting a table for a processor optimized to said new channel processing task (col. 18 lines 19-36).

9. As per claim 5, Fadavi teaches the invention as claimed, including the method of claim 1 wherein said memory is a multiplexed memory (col. 4 lines 49-58).

10. As per claim 6, Leondires teaches the invention as claimed, including the method of claim further comprising, where said one processor is optimized for said new channel processing task, undertaking said new channel processing task for said given channel at said one processor (col. 3 line 44 - col. 4 line 5).

11. As per claim 7, Leondires teaches the invention as claimed, including the method of claim 6 further comprising keeping a table with an identification of available ones of said

plurality of processors and an identification of processing tasks handled by said available ones of said plurality of processors (col. 18 lines 19-36).

12. As per claim 8, Fadavi teaches the invention as claimed, including the method of claim 5 wherein said changing association comprises overwriting a latch holding an address of said one processor with an address of said different processor (col. 4 lines 1-16).

13. As per claim 9, Leondires teaches the invention as claimed, including a method of processing communication channels comprising:

at each of a plurality of processors:

undertaking a channel processing task (col. 3 line 44 - col. 4 line 5); and

when said channel processing task changes to a new channel processing task:

referencing a table to identify a processor of said plurality of processors optimized to said new channel processing task (col. 3 line 44 - col. 4 line 5).

14. Crawford teaches the invention as claimed, including the following limitations not shown by Leondires:

prompting said new task optimized processor to assume processing of said channel (col. 7 lines 36-48).

15. Fadavi teaches the invention as claimed, including the following limitations not shown by Leondires or Crawford:

using a multiplexed memory (Fig. 2, element 200a) having a plurality of channel memory partitions (Fig. 2, controls 1-4), each channel memory partition for storing channel instance data for a given channel (Fig. 2a, element 200a; col. 4 lines 17-22; col. 4 lines 49-58), and

arranging for an associator (Fig. 2, element 102a) to associate channel instance data stored in one of said channel memory partitions and associated with said given channel (Fig. 2, controls 1-4) with said new task optimized processor (col. 4 lines 24-58).

16. **Claim 2 is rejected under 35 U.S.C. 103(a) as being unpatentable over Leondires in view of Crawford in view of Fadavi in view of Weiss et al. (USPN 5,526,363) (hereinafter Weiss).**

17. As per claim 2, Weiss teaches the invention as claimed, including the following limitations not shown by Leondires, Crawford, or Fadavi:

the method of claim 1 wherein said given channel instance data comprises a history buffer storing historical data samples for a signal on said given channel (col. 3 lines 30-58).

18. It would have been obvious to one of ordinary skill in the art to combine Leondires, Crawford, and Fadavi for reasons discussed above in reference to claim 1. Further, it would have been obvious to one of ordinary skill in the art to add Weiss to the combination thereof since it would allow predictive assignment of processing channels to processors, thereby increasing the efficiency of the system by utilizing a processor that is best suited to process a particular signal.

19. **Claim 3 is rejected under 35 U.S.C. 103(a) as being unpatentable over Leondires in view of Crawford in view of Fadavi in view of Lin et al. (USPN 6,606,306) (hereinafter Lin).**

20. As per claim 3, Lin teaches the invention as claimed, including the following limitations not shown by Leondires, Crawford, or Fadavi:

the method of claim 1 wherein said given channel instance data comprises a jitter buffer (col. 3 line 66 - col. 4 line 19).

21. It would have been obvious to one of ordinary skill in the art to combine Leondires, Crawford, and Fadavi for reasons discussed above in reference to claim 1. Further, it would have been obvious to one of ordinary skill in the art to add Lin to the combination thereof since Leondires is also directed to a conferencing system, and the use of a jitter buffer would enable smoother processing of audio and visual signals, thereby improving the quality of the signal processing.

22. **Claims 10-14 are rejected under 35 U.S.C. 103(a) as being unpatentable over Leondires in view of Fadavi.**

23. As per claim 10, Leondires teaches the invention as claimed, including a multiprocessor system for processing communications channels, comprising:

a plurality of processors, each optimized for at least one channel processing task and each having processor memory for storing information associating different channel processing tasks to different ones of said processors (col. 3 line 44 - col. 4 line 5).

24. Fadavi teaches the invention as claimed, including the following limitations not shown by Leondires:

a multiplexed memory for storing channel processing instance data for each of said plurality of processors (col. 4 lines 49-58);

an associator for associating channel processing instance data for each channel with one of said plurality of processors (col. 4 lines 24-35); and

each processor of said plurality of processors operable to, on a channel processing task for a channel currently being processed by said each processor changing to a new task,

arrange for said associator to associate instance data for said channel with a processor optimized to said new task (col. 4 lines 24-35).

25. As per claim 11, Leondires teaches the invention as claimed, including the system of claim 10 further comprising a host for, on a channel processing task for a channel currently being processed by a given processor changing to a new task, sending to said given processor an indication of said processor optimized to said new task (col. 7 lines 36-48).

26. As per claim 12, Fadavi teaches the invention as claimed, including the system of claim 10 wherein said associator comprises a latch for channel instance data of a given channel, each said latch being latched to a given processor processing said given channel and arranged such that only said given processor may change said latch to a new processor (col. 4 lines 1-16).

27. As per claim 13, Fadavi teaches the invention as claimed, including the system of claim 12 wherein said associator further comprises a multiplexer mapping memory read/write requests from said given processor to instance channel data for said given channel in said shared memory (col. 4 lines 49-58).

28. As per claim 14, Leondires teaches the invention as claimed, including the system of claim 13 wherein each of said plurality of processors is a digital signal processor [“DSP”] (col. 4 lines 60-67).

***Response to Arguments***

29. Applicant's arguments filed June 15, 2004 have been fully considered but they are not persuasive.

30. Applicant argues on page 8, “*Claim 1 requires ‘changing association of said given channel instance data’ where, as previously defined in the claim, instance data is stored ‘for each of a plurality of channels’ and ‘for each of a plurality of channels’ the instance data ‘is associated with...one processor’.* Fadavi-Ardekani has no disclosure of storing instance data; he merely allows different processors to access a shared memory. Therefore, Fadavi-Ardekani also has no disclosure of changing the association of any such instance data.”

31. Examiner respectfully disagrees. Primarily, the channel instance data as used by Applicant is characterized as being stored within a multiplexed memory that is essentially shared by all the DSPs in the system. When processing changes to a new processor, the select signal to

the multiplexed memory is shifted such that the new processor gains access to the instance data. In that sense, the instance data is whatever data is present within the shared memory that allows the processor to perform its task. While Fadavi does not specifically use the term “instance data” in describing the contents of the shared multiplexed memory, this is the function achieved. As would be well known to one of ordinary skill in the art, DSPs are commonly reconfigurable such that they may undertake many different types of tasks (Leondires, col. 3 lines 53-60). Since Fadavi indicates that the processing agents disclosed therein may be DSPs (col. 3 lines 46-48), it follows that the contents of the shared memory may include, but are not limited to, instance data for configuring those processors.

32. Applicant argues on pages 8-9, “*Leondires in view of Crawford in view of Fadavi fails to teach or suggest all of the limitations of new claim 9, and it is submitted that new claim 9 is patentably distinguishable therefrom.*”

33. The new limitations added to claim 9 are taught by Fadavi as discussed above in paragraph 15.

34. Applicant argues on page 9-10, “*Fadavi-Ardekani fails to disclose ‘instance data’ at all, fails to disclose instance data for each channel being associated with one of a plurality of processors, and fails to disclose changing the association of instance data from one processor to another at all, let alone when a task changes.*”

35. Regarding the portion of the argument related to Fadavi’s alleged failure to disclose instance data being associated with one of a plurality of processors, attention is directed to

paragraph 31 above, which deals with this subject in more detail. In reference to Fadavi's alleged failure to change the association of instance data, Examiner respectfully disagrees. Fadavi teaches a multiplexed memory that has a select line for each processor such that the processor using the memory can be changed at any moment. If the arbiter changes the winning agent, the appropriate select line to the multiplexer is activated, and a different DSP gains control of the shared memory. In this manner, Fadavi teaches the changing of the association of the multiplexed memory from one processor to another.

36. The remainder of the arguments presented for claims 2-8 and 11-14 are based on their dependence on claims 1 and 10, respectively. As the arguments for these claims have been addressed, claims 2-8 and 11-14 stand as rejected.

### *Conclusion*

37. **THIS ACTION IS MADE FINAL.** Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event,

however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Syed J Ali whose telephone number is (703) 305-8106. The examiner can normally be reached on Mon-Fri 8-5:30, 2nd Friday off.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Meng-Ai T An can be reached on (703) 305-9678. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

  
Syed Ali  
August 20, 2004

  
MENG-AI T AN  
SUPERVISORY PATENT EXAMINER  
TECHNOLOGY CENTER 2100